{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:26:04Z","timestamp":1766136364005},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378608","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:52:22Z","timestamp":1355867542000},"source":"Crossref","is-referenced-by-count":46,"title":["FlexRAM: Toward an advanced Intelligent Memory system"],"prefix":"10.1109","author":[{"given":"Yi","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Moon","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Keen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenzhou","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinh","family":"Lam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pratap","family":"Pattnaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"The EXECUBE Approach to Massively Parallel Processing","author":"kogge","year":"0","journal-title":"Proceedings of the 1994 International Conference on Parallel Processing August 1994"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232984"},{"key":"17","article-title":"Distributed Vector Architecture: Beyond a Single Vector IRAM","author":"kaxiras","year":"1997","journal-title":"Proc Workshop Mixing Logic and DRAM Chips That Compute and Remember"},{"key":"36","year":"1998","journal-title":"The National Technology Roadmap for Semiconductors"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623669"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"15","article-title":"Blue Logic SA-27E ASIC","year":"1999","journal-title":"News and Ideas of IBM Microelectronics"},{"key":"34","first-page":"218","article-title":"A 200MHz 2.5V 4W Superscalar RISC Microprocessor","author":"sanchez","year":"1996","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.568820"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"13","author":"huang","year":"1999","journal-title":"Exploiting Application Parallelism Using Advanced Intelligent Memory - The FlexRAM Approach"},{"key":"14","year":"1998","journal-title":"Databook for 5S Technology"},{"key":"37","year":"1995","journal-title":"TPC Benchmark D (Decision Support) Standard Specification Revision 1 1"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01277518"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280015"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FMPC.1996.558065"},{"key":"22","article-title":"An Execution-Driven Framework for Fast and Accurate Simulation of Superscalar Processors","author":"krishnan","year":"0","journal-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT ) October 1998"},{"key":"23","author":"lawrence","year":"1998","journal-title":"A Scalable Parallel Algorithm for Self-Organizing Maps with Applications to Sparse Data Mining Problems"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"25","year":"1998"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"28","author":"patterson","year":"1998","journal-title":"ISTORE Intelligent Store"},{"key":"29","author":"patterson","year":"0","journal-title":"First Workshop on Mixing Logic and DRAM Chips That Compute and Remember June 1997"},{"key":"3","author":"berry","year":"1997","journal-title":"Data Mining Techniques"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759141"},{"key":"10","first-page":"296","article-title":"A 2.7ns 0.25um CMOS 54x54b Multiplier","author":"hagihara","year":"1998","journal-title":"ISSCC Digest of Technical Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1006\/jmbi.1990.9999"},{"key":"30","article-title":"Embedded DRAMs: Today and Toward System-Level Integration","author":"przybylski","year":"0","journal-title":"Annual International Symposium on Computer Architecture May 1997"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1995.518088"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.641593"},{"key":"32","year":"1997","journal-title":"16\/l8Mbit (2Mx8\/9) and 64\/72Mbit (8Mx8\/9) Concurrent RDRAM Data Sheet"},{"key":"5","article-title":"Using MML to Simulate Dual-Ported SRAMS: Parallel Routing Lookups in an ATM Switch Controller","author":"brown","year":"0","journal-title":"First Workshop on Mixing Logic and DRAM Chips That Compute and Remember June 1997"},{"key":"31","author":"quinlan","year":"1993","journal-title":"C4 5 - Programs for machine learning"},{"key":"4","article-title":"Evaluation of Existing Architectures in IRAM Systems","author":"bowman","year":"0","journal-title":"First Workshop on Mixing Logic and DRAM Chips That Compute and Remember June 1997"},{"key":"9","author":"granacki","year":"1998","journal-title":"Data Intensive Architecture DIVA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","location":"Montreal, QC, Canada","start":{"date-parts":[[2012,9,30]]},"end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378608.pdf?arnumber=6378608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:24:17Z","timestamp":1490131457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378608","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}