{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:34:48Z","timestamp":1730234088198,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378609","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:52:22Z","timestamp":1355849542000},"page":"15-16","source":"Crossref","is-referenced-by-count":0,"title":["Retrospective on “Power-Sensitive Multithreaded Architecture”"],"prefix":"10.1109","author":[{"given":"John S.","family":"Seng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George Z. N.","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878286"},{"key":"1","article-title":"Managing the Impact of Increasing Microprocessor Power Consumption","volume":"5","author":"gunther","year":"2001","journal-title":"Intel Technology Journal"},{"key":"6","article-title":"Architecture-Level Power Optimizations: What are the Limits?","volume":"7","author":"seng","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"5","article-title":"Dynamic Thermal Management for High-Performance Microprocessors","author":"brooks","year":"0","journal-title":"Proc of International Symposium on High Performance Computer Architecture January 2001"},{"key":"4","article-title":"Architecture Level Power\/Performance Optimization and Dynamic Power Estimation","author":"cai","year":"0","journal-title":"32nd International Symposium on Microarchitecture November 1999"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","start":{"date-parts":[[2012,9,30]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378609.pdf?arnumber=6378609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:24:18Z","timestamp":1490117058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378609","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}