{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:34:48Z","timestamp":1730234088522,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378614","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:52:22Z","timestamp":1355849542000},"page":"43-44","source":"Crossref","is-referenced-by-count":0,"title":["A retrospective look at xpipes: The exciting ride from a design experience to a design platform for nanoscale networks-on-chip"],"prefix":"10.1109","author":[{"given":"Davide","family":"Bertozzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"661","article-title":"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture","author":"strano","year":"2012","journal-title":"DATE"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2012.6322281"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404161"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090727"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645222"},{"key":"7","first-page":"355","article-title":"Designing Application-Specific Networks on Chip with Floorplan Information","author":"meloni","year":"2006","journal-title":"ICCAD"},{"key":"6","first-page":"1059","volume":"20","author":"carloni","year":"2001","journal-title":"Theory of latency-insensitive design"},{"journal-title":"ITRS 2011","year":"0","key":"5"},{"key":"4","first-page":"536","article-title":"Xpipes: A Latency Insensitive Parameterized Network-on-chip Architecture for Multi-Processor SoCs","author":"osso","year":"2003","journal-title":"ICCD 2003"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","start":{"date-parts":[[2012,9,30]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378614.pdf?arnumber=6378614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:34:09Z","timestamp":1490117649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378614","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}