{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:24:16Z","timestamp":1729621456109,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378645","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:52:22Z","timestamp":1355849542000},"page":"227-234","source":"Crossref","is-referenced-by-count":2,"title":["A polynomial time flow for implementing free-choice Petri-nets"],"prefix":"10.1109","author":[{"given":"Pavlos M.","family":"Mattheakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos P.","family":"Sotiriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"O(PT) - Algorithm to Compute a Cover of S-components in EFC-nets","author":"kemper","year":"1994","journal-title":"Informatik IV"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/CSD.2001.981773"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511526558"},{"key":"23","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf and Syst"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56863-8_54"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.41505"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054173"},{"journal-title":"Switching and Finite Automata Theory","year":"1978","author":"kohavi","key":"13"},{"journal-title":"Algebraic Structure Theory of Sequential Machines","year":"1966","author":"hartmanis","key":"14"},{"key":"11","article-title":"Parallel controller synthesis from a petri net specification","author":"bilin?ski","year":"0","journal-title":"Proc European Conference on Design Automation (EDAC) 1994"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227821"},{"key":"21","first-page":"263","article-title":"An efficient polynomial-time algorithm to decide liveness and boundedness of free-choice nets","author":"kemper","year":"1992","journal-title":"Application and Theory of Petri Nets"},{"key":"3","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/43.259940","article-title":"Exact and Heuristic Algorithms for the Minimization of Incompletely Specified State Machines","volume":"13","author":"rho","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"20","article-title":"Decomposition Algorithms for Live and Safe Free Choice Nets","volume":"78","author":"lee","year":"1995","journal-title":"Electronics and Communications in Japan (Part III Fundamental Electronic Science)"},{"journal-title":"An Nlogn Algorithm for Minimizing States in A Finite Automaton","year":"1971","author":"hopcroft","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013641"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"7","first-page":"428","article-title":"VIS: A System for Verification and Synthesis","author":"brayton","year":"0","journal-title":"Proc International Workshop on Computer Aided Verification 1996"},{"key":"6","first-page":"1133","volume":"c 31","author":"hollaar","year":"1982","journal-title":"Direct Implementation of Asynchronous Control Units"},{"journal-title":"Automatic synthesis of burst-mode asynchronous controllers","year":"1995","author":"nowick","key":"5"},{"journal-title":"Logic Synthesis and Verification Algorithms","year":"1996","author":"hachtel","key":"4"},{"journal-title":"Synthesis of Finite State Machines Functional Optimization","year":"1996","author":"kam","key":"9"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","author":"cortadella","year":"2002","journal-title":"Logic Synthesis of Asynchronous Controllers and Interfaces"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","start":{"date-parts":[[2012,9,30]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378645.pdf?arnumber=6378645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T00:23:16Z","timestamp":1498004596000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378645","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}