{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:49:46Z","timestamp":1729615786603,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378655","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:52:22Z","timestamp":1355849542000},"page":"297-302","source":"Crossref","is-referenced-by-count":3,"title":["Analyzing the optimal ratio of SRAM banks in hybrid caches"],"prefix":"10.1109","author":[{"given":"Alejandro","family":"Valero","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2008","author":"thoziyoor","journal-title":"CACTI 5 1","key":"19"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/TVLSI.2011.2142202"},{"key":"18","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","article-title":"The simplescalar tool set, version 2.0","volume":"25","author":"burger","year":"1997","journal-title":"Computer Architecture News"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/JSSC.2005.848019"},{"year":"2008","author":"keeth","journal-title":"DRAM Circuit Design Fundamental and High-Speed Topics","key":"16"},{"key":"13","first-page":"371","article-title":"Exploiting Temporal Locality in Drowsy Cache Policies","author":"petit","year":"0","journal-title":"Proc 2005 Computing Frontiers Conf"},{"year":"0","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/HiPC.2011.6152738"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/2000064.2000094"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1147\/rd.516.0639"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1147\/rd.494.0505"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1147\/rd.461.0005"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1555754.1555761"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/HPCA.2010.5416642"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1147\/rd.491.0145"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1147\/JRD.2011.2127330"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TC.2011.138"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1669112.1669140"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","start":{"date-parts":[[2012,9,30]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378655.pdf?arnumber=6378655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T00:23:14Z","timestamp":1498004594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378655","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}