{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:52:10Z","timestamp":1774965130948,"version":"3.50.1"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/iccd.2012.6378661","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:52:22Z","timestamp":1355867542000},"page":"337-344","source":"Crossref","is-referenced-by-count":139,"title":["Row buffer locality aware caching policies for hybrid memories"],"prefix":"10.1109","author":[{"given":"HanBin","family":"Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justin","family":"Meza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachael A.","family":"Harding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"35","author":"yoon","year":"2011","journal-title":"DynRBLA A High-performance and Energy-efficient Row Buffer Locality-aware Caching Policy for Hybrid Memories"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"18","article-title":"Operating system support for NVM+DRAM hybrid main memory","author":"mogul","year":"0","journal-title":"HotOS 2009"},{"key":"33","year":"2010","journal-title":"Process Integration Devices and Structures"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"34","article-title":"Phase change memory","author":"wong","year":"0","journal-title":"Proc of the IEEE 2010"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"13","author":"lee","year":"2010","journal-title":"DRAM-aware Last-level Cache Writeback Reducing Write-caused Interference in Memory Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"37","article-title":"Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order","author":"zuravleff","year":"1997"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763155"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1996.537156"},{"key":"28","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488395"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"1","article-title":"Flow and stretch metrics for scheduling continuous job streams","author":"bender","year":"0","journal-title":"Symp on Discrete Alg 1998"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"5","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1145\/1629911.1630086","article-title":"pdram: a hybrid pram and dram main memory system","author":"dhiman","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.102"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"9","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"0","journal-title":"HPCA 2010"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604734"}],"event":{"name":"2012 IEEE 30th International Conference on Computer Design (ICCD 2012)","location":"Montreal, QC, Canada","start":{"date-parts":[[2012,9,30]]},"end":{"date-parts":[[2012,10,3]]}},"container-title":["2012 IEEE 30th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362370\/6378602\/06378661.pdf?arnumber=6378661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T04:23:17Z","timestamp":1498018997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/iccd.2012.6378661","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}