{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:30:41Z","timestamp":1729636241697,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657017","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Functional F<inf>max<\/inf> test-time reduction using novel DFTs for circuit initialization"],"prefix":"10.1109","author":[{"given":"Ujjwal","family":"Guin","sequence":"first","affiliation":[]},{"given":"Tapan","family":"Chakraborty","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"B-Prolog","year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090896"},{"volume":"1 3","journal-title":"SOLD Y-2007","year":"2007","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197627"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.38"},{"key":"3","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1145\/1391469.1391524","article-title":"speedpath prediction based on learning from a small set of examples","author":"bastani","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.45"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"7","first-page":"237","article-title":"LFSR-coded test pattern for scan designs","author":"koenemann","year":"1991","journal-title":"Proc European Design and Test Conference"},{"key":"6","first-page":"63","article-title":"Full Hold-Scan Systems in Microprocessors: Cost\/Benefit Analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"Intel Technical Journal"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469604"},{"key":"4","first-page":"419","article-title":"Correlating system test fmax with structural test fmax and process monitoring measurements","author":"chen","year":"0","journal-title":"Proc On Asia and South Pacific Design Automation Conference (ASPDAC) Jan 2010"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657017.pdf?arnumber=6657017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:56Z","timestamp":1498095956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657017","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}