{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:40:01Z","timestamp":1778604001590,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657022","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"33-38","source":"Crossref","is-referenced-by-count":161,"title":["High accuracy approximate multiplier with error correction"],"prefix":"10.1109","author":[{"given":"Chia-Hao","family":"Lin","sequence":"first","affiliation":[]},{"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138614"},{"key":"15","first-page":"69","article-title":"An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application","author":"zhu","year":"2009","journal-title":"International Symposium on Integrated Circuits"},{"key":"16","first-page":"1225","article-title":"Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing","author":"zhu","year":"2010","journal-title":"Very Large Scale Integration Systems"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"11","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806521"},{"key":"3","first-page":"1","article-title":"Low-Power High-Speed Multiplier For ErrorTolerant Application","author":"kyaw","year":"2010","journal-title":"Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"10","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"7","article-title":"Implementation of High Performance Multipliers Based on Approximate Compressor Design","author":"ma","year":"0","journal-title":"International Conference on Electrical and Control Technologies (ECT) 2011"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"5","first-page":"149","author":"koren","year":"2002","journal-title":"Computer Arithmetic Algorithms"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"9","first-page":"631302","article-title":"Estimating adders for a low density parity check decoder","volume":"6313","author":"phillips","year":"2006","journal-title":"SPIE"},{"key":"8","year":"2009"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","location":"Asheville, NC, USA","start":{"date-parts":[[2013,10,6]]},"end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657022.pdf?arnumber=6657022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:40:08Z","timestamp":1490233208000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657022","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}