{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:05Z","timestamp":1763468165008},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657030","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"93-99","source":"Crossref","is-referenced-by-count":12,"title":["Power gating with block migration in chip-multiprocessor last-level caches"],"prefix":"10.1109","author":[{"given":"David","family":"Kadjo","sequence":"first","affiliation":[]},{"given":"Hyungjun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Gratz","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Raid","family":"Ayoub","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647599"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/107971.107981"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"14","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"11","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/360128.360132","article-title":"Eager writeback - A technique for improving bandwidth utilization","author":"lee","year":"2000","journal-title":"Micro"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169035"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"journal-title":"Gelsinger Reveals Details of Nehalem Larrabee Dunnington","year":"2008","author":"kowaliski","key":"10"},{"key":"7","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA"},{"key":"6","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657030.pdf?arnumber=6657030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T10:53:56Z","timestamp":1688640836000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657030","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}