{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:23Z","timestamp":1763468183892},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657031","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"100-107","source":"Crossref","is-referenced-by-count":17,"title":["FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration"],"prefix":"10.1109","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/PACT.2002.1106012"},{"key":"17","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/LPE.2004.1349323"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/1183401.1183436"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/DATE.2010.5456936"},{"key":"13","first-page":"529","article-title":"Adaptive line placement with the set balancing cache","author":"rola?n","year":"2009","journal-title":"Micro"},{"key":"14","first-page":"544","article-title":"The V-Way cache: Demand-based associativity via global replacement","author":"qureshi","year":"2005","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/VLSID.2013.160"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ISCA.2001.937453"},{"key":"21","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/TVLSI.2003.812370"},{"year":"0","journal-title":"CACTI 5 3","key":"22"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1145\/1555754.1555788"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/ISCA.2006.5"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/1061267.1061271"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"27","doi-asserted-by":"crossref","DOI":"10.1535\/itj.1002.03","article-title":"Power and thermal management in the Intel Core Duo processor","author":"naveh","year":"2006","journal-title":"Intel Technology Journal"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1145\/305138.305189"},{"key":"29","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"HPCA"},{"key":"3","article-title":"Energy\/power breakdown of pipelined nanometer caches (90nm\/65nm\/45nm\/ 32nm)","author":"rodriguez","year":"2006","journal-title":"ISLPED"},{"year":"0","key":"2"},{"key":"10","article-title":"EnCache: Improving cache energy efficiency using a software-controlled profiling cache","author":"mittal","year":"2012","journal-title":"IEEE EIT"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/1941487.1941507"},{"key":"30","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"carlson","year":"2011","journal-title":"SC"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/MICRO.1999.809463"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/2024724.2024935"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1145\/860176.860181"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/HPCA.2001.903259"},{"key":"31","article-title":"Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches","author":"qureshi","year":"2006","journal-title":"Micro"},{"key":"4","first-page":"136","article-title":"A highly configurable cache architecture for embedded systems","author":"zhang","year":"2003","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1504\/IJHPSA.2010.034542"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/HPCA.2012.6169036"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657031.pdf?arnumber=6657031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:52Z","timestamp":1498095952000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657031","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}