{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:21:16Z","timestamp":1725672076376},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657032","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"108-114","source":"Crossref","is-referenced-by-count":1,"title":["Register allocation and VDD-gating algorithms for out-of-order architectures"],"prefix":"10.1109","author":[{"given":"Steven J.","family":"Battle","sequence":"first","affiliation":[]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"An adaptive technique for reducing leakage and dynamic power in register files and reorder buffers","author":"khasawneh","year":"0","journal-title":"Proc of the Int Conf on Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation 2005"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSW.2004.1284138"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169033"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"journal-title":"\"Intel's Sandy Bridge MicroArchitecture \" [Online]","year":"0","author":"kanter","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333700"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2110410"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782565"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854401"},{"key":"7","article-title":"Drowsy Caches: Simple Techniques for Reducing Leakage Power","author":"flautner","year":"0","journal-title":"Proc of the Int Symp on Computer Arch 2002"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"5","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"4","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.58"},{"key":"8","article-title":"Reducing Power Consumption of Embedded Processors Through Register File Partitioning and Compiler Support","author":"guan","year":"0","journal-title":"Proc of the Int Conf on App -Specific Sys Arch and Proc 2008"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657032.pdf?arnumber=6657032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:51Z","timestamp":1498095951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657032","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}