{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:16:05Z","timestamp":1778256965417,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657034","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"123-130","source":"Crossref","is-referenced-by-count":152,"title":["Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation"],"prefix":"10.1109","author":[{"given":"Yu","family":"Cai","sequence":"first","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]},{"given":"Erich F.","family":"Haratsch","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"Error analysis and retention-aware error management for NAND flash memory","author":"cai","year":"2013","journal-title":"Intel Technology Journal (ITJ)"},{"key":"15","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization and analysis","author":"cai","year":"2012","journal-title":"DATE"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"13","article-title":"A 32-Gb MLC NAND flash memory with Vth endurance enhancing in 32nm CMOS","author":"lee","year":"2011","journal-title":"JSSC"},{"key":"14","author":"tibshirani","year":"1994","journal-title":"Regression shrinkage and selection via the lasso"},{"key":"11","article-title":"A 32 MB\/s MLC Write Throughput 16 Gb NAND with All Bit Line Architecture on 56 nm Technology","author":"cernea","year":"2009","journal-title":"JSSC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"2","article-title":"A 3.3V 32 Mb NAND flash memory with incremental step pulse programming scheme","author":"suh","year":"1995","journal-title":"JSSC"},{"key":"1","article-title":"A middle-1X nm NAND flash memory cell (M1X-NAND) with highly manufacturable integration technologies","author":"seo","year":"2011","journal-title":"IEDM"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493860"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288200"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2101054"},{"key":"5","article-title":"Using Data Postcompensation and Prediction to Tolerate Cell-to-Cell Interference in MLC NAND Flash Memory","author":"dong","year":"2010","journal-title":"IEEE TCAS-I"},{"key":"4","article-title":"Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation","author":"lee","year":"2002","journal-title":"IEEE EDL"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.28"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","location":"Asheville, NC, USA","start":{"date-parts":[[2013,10,6]]},"end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657034.pdf?arnumber=6657034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:11:29Z","timestamp":1490235089000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657034","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}