{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:12:17Z","timestamp":1725423137737},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657036","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:22:16Z","timestamp":1384190536000},"page":"138-144","source":"Crossref","is-referenced-by-count":2,"title":["Lazy Precharge: An overhead-free method to reduce precharge overhead for memory parallelism improvement of DRAM system"],"prefix":"10.1109","author":[{"given":"Tao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Micron","article-title":"MT44K64M18RCT-125 Data Sheet","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"13"},{"journal-title":"Memory Consumer FCRAM 512M Bit MB81EDS516445","year":"2010","key":"14"},{"journal-title":"SPEC2006 CPU","year":"0","key":"11"},{"journal-title":"Stream Benchmark","year":"0","author":"mccalpin","key":"12"},{"journal-title":"MT41J512M8RA-15E Data Sheet","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"6","first-page":"615","article-title":"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture","author":"lee","year":"2013","journal-title":"HPCA-XI"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"journal-title":"JEDEC Standard DDR4 SDRAM","year":"2012","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657036.pdf?arnumber=6657036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:11:31Z","timestamp":1490220691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657036","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}