{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:22:55Z","timestamp":1729664575712,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657038","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"154-168","source":"Crossref","is-referenced-by-count":12,"title":["Rationale for a 3D heterogeneous multi-core processor"],"prefix":"10.1109","author":[{"given":"Eric","family":"Rotenberg","sequence":"first","affiliation":[]},{"given":"Brandon H.","family":"Dwiel","sequence":"additional","affiliation":[]},{"given":"Elliott","family":"Forbes","sequence":"additional","affiliation":[]},{"given":"Zhenqian","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Randy","family":"Widialaksono","sequence":"additional","affiliation":[]},{"given":"Rangeen","family":"Basu Roy Chowdhury","sequence":"additional","affiliation":[]},{"given":"Nyunyi","family":"Tshibangu","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Lipa","sequence":"additional","affiliation":[]},{"given":"W. Rhett","family":"Davis","sequence":"additional","affiliation":[]},{"given":"Paul D.","family":"Franzon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MM.2007.59","article-title":"Processor Design in Three-Dimensional Die-Stacking Technologies","volume":"27","author":"loh","year":"2007","journal-title":"IEEE Micro"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1109\/3DIC.2013.6702399"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"36","DOI":"10.1109\/3DIC.2013.6702395"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/2155620.2155673"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1109\/3DIC.2013.6702397"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/1152154.1152162"},{"doi-asserted-by":"publisher","key":"34","DOI":"10.1145\/1854273.1854283"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"13","first-page":"125","article-title":"Bias Scheduling in Heterogeneous Multicore Architectures","author":"koufaty","year":"0","journal-title":"Proceedings of the 5th ACM SIGOPS EuroSys Conference EuroSys 2010"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"11","article-title":"Techniques for Producing 3D ICs with High-Density Interconnect","author":"gupta","year":"0","journal-title":"Proceedings of the 21st International VLSI\/ULSI Multilevel Interconnection Conference VMIC-21 September 2004"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/HPCA.2012.6169037"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/HPCA.2004.10026"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/MICRO.2012.37"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1145\/1168857.1168890"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/PACT.2009.44"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/HPCA.2009.4798254"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/PACT.2013.6618811"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/PACT.2011.18"},{"key":"27","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/1755913.1755929","article-title":"A Comprehensive Scheduler for Asymmetric Multicore Processors","author":"saez","year":"2010","journal-title":"Proceedings of the 5th ACM SIGOPS EuroSys Conference EuroSys 2010"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/DSD.2011.98"},{"key":"29","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A Scheduler for Heterogeneous Multicore Systems","volume":"43","author":"shelepov","year":"2009","journal-title":"Operating Systems Review"},{"year":"0","journal-title":"Virtex-6 FPGA ML605 Evaluation Kit","key":"3"},{"year":"0","journal-title":"SPEC CPU2000 Benchmark Suite","key":"2"},{"year":"2011","author":"greenhalgh","journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7","key":"10"},{"year":"0","journal-title":"OpenSPARC T2","key":"1"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/2000064.2000067"},{"year":"2012","author":"choudhary","journal-title":"Fabscalar Automating the Design of Superscalar Processors","key":"6"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1109\/MSE.2007.44"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/HPCA.2011.5749728"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1145\/1376789.1376799"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1128022.1128029"},{"key":"9","article-title":"FPGA Modeling of Diverse Superscalar Processors","author":"dwiel","year":"0","journal-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software ISPASS '12 April 2012"},{"key":"8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1145\/2366231.2337184","article-title":"Scheduling Heterogeneous Multi-Cores through Performance Impact Estimation (PIE)","author":"craeynest","year":"2012","journal-title":"Proceedings of the 20th annual International Symposium on Computer Architecture ISCA"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657038.pdf?arnumber=6657038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T10:53:36Z","timestamp":1688640816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657038","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}