{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:05Z","timestamp":1763468165984,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657039","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"169-176","source":"Crossref","is-referenced-by-count":26,"title":["Accelerator-rich CMPs: From concept to real hardware"],"prefix":"10.1109","author":[{"given":"Yu-Ting","family":"Chen","sequence":"first","affiliation":[]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[]},{"given":"Mohammad Ali","family":"Ghodrat","sequence":"additional","affiliation":[]},{"given":"Muhuan","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chunyue","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Bingjun","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Zou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165071"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"journal-title":"\"Vivado High-Level Synthesis \" [Online]","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168949"},{"key":"10","article-title":"Using the cryptographic accelerators in the ultrasparc t1 and t2 processors","author":"sun","year":"2007","journal-title":"Sun BluePrints OnLine"},{"key":"7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A Many-Core x86 Architecture for Visual Computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM Transactions on Graphics"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333715"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.2036980"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691182"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657039.pdf?arnumber=6657039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:50Z","timestamp":1498095950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657039","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}