{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:39:22Z","timestamp":1725680362536},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657040","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"177-184","source":"Crossref","is-referenced-by-count":4,"title":["Scattered superpage: A case for bridging the gap between superpage and page coloring"],"prefix":"10.1109","author":[{"given":"Licheng","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yanan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zehan","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Yongbing","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.14778\/1687627.1687670"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1109\/MICRO.2008.4771796"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/2150976.2151003"},{"doi-asserted-by":"publisher","key":"36","DOI":"10.1145\/195473.195531"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/MICRO.2010.51"},{"key":"33","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1145\/223982.224419","article-title":"Reducing TLB and memory overhead using online superpage promotion","author":"romer","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"15","first-page":"8","article-title":"General purpose operating system support for multiple page sizes","author":"ganapathy","year":"0","journal-title":"Proc USENIX ATC 1998"},{"doi-asserted-by":"publisher","key":"34","DOI":"10.1145\/378993.379244"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/1555754.1555779"},{"doi-asserted-by":"publisher","key":"39","DOI":"10.1145\/1810085.1810109"},{"key":"13","article-title":"Reevaluating online superpage promotion with hardware support","author":"fang","year":"0","journal-title":"HPCA 2001"},{"key":"14","first-page":"149","article-title":"Fairness and throughput in switch on event multithreading","author":"gabor","year":"0","journal-title":"MICRO 2006"},{"doi-asserted-by":"publisher","key":"37","DOI":"10.1145\/139669.140406"},{"key":"11","first-page":"455","article-title":"Managing distributed, shared l2 caches through os-level page allocation","author":"cho","year":"0","journal-title":"MICRO 2006"},{"key":"38","article-title":"Managing shared l2 caches on multicore systems in software","author":"tam","year":"0","journal-title":"WIOSCA 2007"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/1941553.1941568"},{"key":"21","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"0","journal-title":"HPCA 2008"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1654059.1654074"},{"key":"40","first-page":"89","article-title":"Towards practical page coloring-based multicore cache management","author":"zhang","year":"0","journal-title":"EuroSys 2009"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1145\/2370816.2370869"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/PACT.2009.35"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1145\/2445572.2445574"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/ISPASS.2008.4510742"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/IPDPS.2012.94"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/ISCA.2008.7"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/MICRO.2007.21"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1145\/1060289.1060299"},{"key":"3","article-title":"Transparent hugepage support","author":"arcangeli","year":"2010","journal-title":"KVM Forum"},{"year":"0","journal-title":"SPEC CPU2006 Results","key":"2"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1736020.1736060"},{"year":"0","journal-title":"Libhugetlbfs","key":"1"},{"key":"30","article-title":"MARSSx86: A Full System Simulator for x86 CPUs","author":"patel","year":"0","journal-title":"DAC 2011"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1346281.1346286"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISSCC.2008.4523070"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1109\/MICRO.2012.32"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/2000064.2000101"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1145\/1995896.1995942"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/HPCA.2009.4798260"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/PACT.2009.26"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/HPCA.2011.5749717"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657040.pdf?arnumber=6657040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T10:54:05Z","timestamp":1688640845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657040","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}