{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:20:07Z","timestamp":1725672007570},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657042","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:22:16Z","timestamp":1384190536000},"page":"193-200","source":"Crossref","is-referenced-by-count":9,"title":["Data placement in HPC architectures with heterogeneous off-chip memory"],"prefix":"10.1109","author":[{"given":"Milan","family":"Pavlovic","sequence":"first","affiliation":[]},{"given":"Nikola","family":"Puzovic","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23400-2_27"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"journal-title":"Identification and Categorisation of Applications and Initial Benchmarks Suite","year":"2008","author":"simpson","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03913-3_2"},{"journal-title":"Scalable Simulation of Decoupled Accelerator Architectures","year":"2010","author":"rico","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086715"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.58"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009360039"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114176"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"journal-title":"Design and Analysis of Static Memory Management Policies for CC-NUMA Multiprocessors","year":"1998","author":"iyer","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250746"},{"key":"8","first-page":"14","article-title":"Operating system support for NVM+DRAM hybrid main memory","author":"mogul","year":"2009","journal-title":"HOTOS'05 Proceedings of the 10th conference on Hot Topics in Operating Systems"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657042.pdf?arnumber=6657042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:11:39Z","timestamp":1490220699000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657042","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}