{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:12:21Z","timestamp":1725725541188},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657044","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"207-214","source":"Crossref","is-referenced-by-count":17,"title":["Assessing the impact of hard faults in performance components of modern microprocessors"],"prefix":"10.1109","author":[{"given":"Nikos","family":"Foutris","sequence":"first","affiliation":[]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[]},{"given":"John","family":"Kalamatianos","sequence":"additional","affiliation":[]},{"given":"Vilas","family":"Sridharan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021597"},{"key":"35","article-title":"Exploiting microarchitectural redundancy for defect tolerance","author":"shivakumar","year":"2003","journal-title":"ICCD"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2008","author":"jacob","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370837"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.23"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355594"},{"key":"34","article-title":"Rescue: A microarchitecture for testability and defect tolerance","author":"schuchman","year":"2005","journal-title":"ISCA"},{"year":"0","key":"16"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165161"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.14"},{"key":"14","article-title":"A Methodology for Detecting Performance Faults in Microprocessor Speculative Execution Units via Hardware Performance Monitoring","author":"hatzimihail","year":"2007","journal-title":"ITC"},{"key":"37","article-title":"Exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155666"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413171"},{"key":"40","article-title":"PTLsim: A Cycle-Accurate Full System x86-64 Microarchitectural Simulator","author":"yourst","year":"0","journal-title":"ISPASS 2007"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620790"},{"key":"24","article-title":"Combining Branch Predictors","author":"mcfarling","year":"1993","journal-title":"WRL Technical Note TN-36"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630073"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/12.214687"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990303"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.03.012"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008363921045"},{"key":"6","article-title":"Exploring impact of faults on Branch Predictor's Power for Diagnosis of Faulty Module","author":"bhattacharya","year":"2011","journal-title":"ATS"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5994538"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240894"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311876"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657044.pdf?arnumber=6657044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:16:20Z","timestamp":1490235380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657044","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}