{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:03Z","timestamp":1763468163106,"version":"build-2065373602"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657054","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"278-285","source":"Crossref","is-referenced-by-count":14,"title":["Free ECC: An efficient error protection for compressed last-level caches"],"prefix":"10.1109","author":[{"given":"Long","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yanan","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006212"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"journal-title":"SPEC CPU2006","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"13","article-title":"MARSSx86: A full system simulator for x86 CPUs","author":"patel","year":"0","journal-title":"Proc 48th Design Automation Conference 2011"},{"key":"14","article-title":"Hp laboratories","author":"thoziyoor","year":"2009","journal-title":"CACTI 5 3"},{"key":"11","article-title":"Area-efficient error protection for caches","author":"kim","year":"0","journal-title":"Proc Design Automation and Test in Europe 2006"},{"key":"12","article-title":"Soft error and energy consumption interactions: A data cache perspective","author":"v","year":"0","journal-title":"Proc ISLPED04 2004"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"journal-title":"Frequent Pattern Compression A Significance-based Compression Scheme for L2 Caches","year":"2004","author":"alameldeen","key":"2"},{"key":"1","article-title":"Symbiotic job scheduling with priorities for a simultaneous multithreading processor","author":"snavely","year":"0","journal-title":"Proc SIGMETRICS 2002"},{"journal-title":"Area Efficient Architecture for Information Integrity in Cache Memories","year":"1999","author":"kim","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"4","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","author":"gennady pekhimenko","year":"2002","journal-title":"Microprocessors and Microsystems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898076"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657054.pdf?arnumber=6657054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:16:22Z","timestamp":1490235382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657054","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}