{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:57Z","timestamp":1763468157464},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657055","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"286-293","source":"Crossref","is-referenced-by-count":6,"title":["FreshCache: Statically and dynamically exploiting dataless ways"],"prefix":"10.1109","author":[{"given":"Arkaprava","family":"Basu","sequence":"first","affiliation":[]},{"given":"Derek R.","family":"Hower","sequence":"additional","affiliation":[]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[]},{"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"journal-title":"Critical Reliability Challenges for the International Technology Roadmap for Semiconductors (ITRS)","year":"2003","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"journal-title":"Inside Intel Next Generation Nehalem Microarchitecture","year":"2008","author":"singhal","key":"36"},{"journal-title":"Nvidia's Kal-El Goes Asymmetric","year":"0","author":"kanter","key":"18"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2007","author":"hennessy","key":"15"},{"key":"33","first-page":"544","article-title":"The V-Way Cache: Demand Based Associativity via Global Replacement","author":"qureshi","year":"0","journal-title":"Proc ISCAS 2005"},{"journal-title":"Intel Xeon E5507 Specification","year":"0","key":"16"},{"key":"34","article-title":"Sampling Dead Block Prediction for Last-Level Caches","author":"samira manabi khan","year":"0","journal-title":"Proceedings of MICRO 2010"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"37","article-title":"On the inclusion properties for multi-level cache hierarchies","author":"wang","year":"0","journal-title":"ISCAS 1988"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"38","article-title":"The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"0","journal-title":"ISSC 2010"},{"journal-title":"Intel Atom Processor Z5xx Series Datasheet 2010 Section 2 2","year":"0","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434033"},{"journal-title":"SPECjbb 2005","year":"0","key":"42"},{"key":"41","article-title":"NCID: A non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies","author":"zhao","year":"2010","journal-title":"Computing Frontiers"},{"key":"40","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601905"},{"article-title":"Mostly Exclusive Shared Cache Management Policies","year":"2009","author":"lepak","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"journal-title":"graph500 - The Graph500 List","year":"0","key":"25"},{"journal-title":"Memcached - A Distributed Memory Object Caching System","year":"0","key":"26"},{"journal-title":"CACTI 6 0","year":"2009","author":"muralimanohar","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"},{"key":"29","article-title":"Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"0","journal-title":"ISLPED 2000"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"journal-title":"Transitor Wars","year":"0","author":"ahmed","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.28"},{"journal-title":"Princeton Application Repository for Shared-Memory Computers (PARSEC)","year":"0","author":"princeton","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"4","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"Implementation of a Pseudo-LRU Algorithm in a Partitioned Cache","year":"2006","author":"chen","key":"9"},{"key":"8","article-title":"A static power model for architects","author":"butts","year":"0","journal-title":"MicroMat 2000"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657055.pdf?arnumber=6657055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T10:54:34Z","timestamp":1688640874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657055","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}