{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:46:17Z","timestamp":1725396377479},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657059","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"316-321","source":"Crossref","is-referenced-by-count":1,"title":["A temperature-aware synthesis approach for simultaneous delay and leakage optimization"],"prefix":"10.1109","author":[{"given":"Nathaniel A.","family":"Conos","sequence":"first","affiliation":[]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"17","first-page":"228","article-title":"Transistor and pin reordering for gate oxide leakage reduction in dual tox circuits","author":"sultania","year":"2004","journal-title":"ICCD"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"15","first-page":"542","article-title":"Enhancing dual-Vt design with consideration of on-chip temperature variation","author":"gu","year":"2010","journal-title":"ICCD"},{"key":"16","first-page":"4","article-title":"Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization","author":"yuan","year":"2007","journal-title":"ICCAD"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"14","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TVLSI.2005.863747","article-title":"A combined gate replacement and input vector control approach for leakage current reduction","author":"yuan","year":"2006","journal-title":"VLSI"},{"key":"11","first-page":"1608","article-title":"Temperature-insensitive dual-Vth synthesis for nanometer CMOS technologies under inverse temperature dependence","author":"calimera","year":"2009","journal-title":"VLSI"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429427"},{"key":"22","first-page":"529","article-title":"Gradual relaxation techniques with applications to behavioral synthesis","author":"zhang","year":"2003","journal-title":"ICCAD"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391624"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594315"},{"key":"25","article-title":"Improving energy efficiency in sensing subsystems via near-threshold computing and device aging","author":"wendt","year":"2013","journal-title":"IEEE Sensors"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2046631.2046635"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2157341"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2181500"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147341"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673265"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"30","article-title":"Low power FPGA design using post-silicon device aging","author":"wei","year":"2013","journal-title":"FPGA"},{"year":"2011","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393332"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662148"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"8","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657059.pdf?arnumber=6657059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:53Z","timestamp":1498095953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657059","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}