{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:05:27Z","timestamp":1725401127102},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657061","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:22:16Z","timestamp":1384190536000},"page":"329-334","source":"Crossref","is-referenced-by-count":4,"title":["Voltage scaling on C-elements: A speed, power and energy efficiency analysis"],"prefix":"10.1109","author":[{"given":"Matheus Trevisan","family":"Moreira","sequence":"first","affiliation":[]},{"given":"Ney","family":"Laert Vilar Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Optimizing and Comparing CMOS Implementations of the C-element in 65nm Technology: Self-Timed Ring Case","author":"elissati","year":"2010","journal-title":"PATMOS"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"17","first-page":"23","article-title":"Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic","author":"kwan","year":"2005","journal-title":"ASYNC"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548905"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329354"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.542737"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628941"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931118"},{"key":"12","first-page":"56","article-title":"Basic Gate Implementation of Speed-Independendent Circuits","author":"kondratyev","year":"0","journal-title":"31st DAC 1994"},{"key":"21","first-page":"59","article-title":"Formal program transformations for VLSI circuit synthesis","author":"martin","year":"1989","journal-title":"Formal Development of Programs and Proofs"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783079"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/926753"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.238414"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654647"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187530"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122210"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085103"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657061.pdf?arnumber=6657061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:16:29Z","timestamp":1490220989000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657061","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}