{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:35:17Z","timestamp":1730234117145,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657089","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:22:16Z","timestamp":1384190536000},"page":"487-490","source":"Crossref","is-referenced-by-count":1,"title":["A low-jitter phase-locked resonant clock generation and distribution scheme"],"prefix":"10.1109","author":[{"given":"Ayan","family":"Mandal","sequence":"first","affiliation":[]},{"given":"Kalyana C.","family":"Bollapalli","sequence":"additional","affiliation":[]},{"given":"Nikhil","family":"Jayakumar","sequence":"additional","affiliation":[]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[]},{"given":"Rabi N.","family":"Mahaptra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"342","article-title":"A 4.6GHz resonant global clock distribution network","volume":"1","author":"chan","year":"2004","journal-title":"Solid-State Circuits Conference 2004 Digest of Technical Papers ISSCC 2004 IEEE International"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.962285"},{"journal-title":"HSPICE","year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403613"},{"key":"7","first-page":"1437","article-title":"A CMOS self-calibrating frequency synthesizer","author":"william","year":"2000","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.910481"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908714"},{"year":"0","key":"4"},{"journal-title":"PTM","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"journal-title":"Raphael Interconnect Analysis Tool User's Guide","year":"0","author":"kostek","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.69"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657089.pdf?arnumber=6657089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:53:35Z","timestamp":1490219615000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657089","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}