{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:00Z","timestamp":1725612480132},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/iccd.2013.6657096","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:22:16Z","timestamp":1384208536000},"page":"515-518","source":"Crossref","is-referenced-by-count":1,"title":["DR-SNUCA: An energy-scalable dynamically partitioned cache"],"prefix":"10.1109","author":[{"given":"Anshuman","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Jack","family":"Sampson","sequence":"additional","affiliation":[]},{"given":"Michael Bedford","family":"Taylor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"14","article-title":"Dramsim: A memory-system simulator","author":"wang","year":"0","journal-title":"SIGARCH Computer Architecture News September 2005"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038938"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698559"},{"key":"10","article-title":"Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams","author":"taylor","year":"2004","journal-title":"ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714547"},{"key":"6","article-title":"Memory characterization of workloads using instrumentation-driven simulation","author":"jaleel","year":"2007","journal-title":"VSSAD TR"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621127"},{"key":"9","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"}],"event":{"name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","start":{"date-parts":[[2013,10,6]]},"location":"Asheville, NC, USA","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IEEE 31st International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644329\/6657009\/06657096.pdf?arnumber=6657096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:25:44Z","timestamp":1490235944000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6657096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2013.6657096","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}