{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T15:53:23Z","timestamp":1782921203456,"version":"3.54.5"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974655","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"8-15","source":"Crossref","is-referenced-by-count":49,"title":["The Blacklisting Memory Scheduler: Achieving high performance and fairness at low cost"],"prefix":"10.1109","author":[{"given":"Lavanya","family":"Subramanian","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harsha","family":"Rastogi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.1"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"18","first-page":"3","article-title":"Tiered-latency dram: A low latency and low cost dram architecture","volume":"20","author":"lee","year":"0","journal-title":"HPCA"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"15","article-title":"ATLAS: A scalable and hih-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"34","first-page":"1","article-title":"The imract o f memory subsystem resource sharing on datacenter applications","volume":"20","author":"tang","year":"0","journal-title":"ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736036"},{"key":"11","first-page":"10","volume":"20","year":"0","journal-title":"JEDEC Standard N O 79-3 DDR3 SDRAM STANDARD"},{"key":"38","first-page":"997","article-title":"Controller for a synchronous dram that maximizes throughput by allowing memory requests and commands to be issued out of order","volume":"1","author":"zuravleff","year":"0","journal-title":"Patent 5630096"},{"key":"12","first-page":"12","volume":"20","year":"0","journal-title":"JEDEC \"Standard 79-4 DDR4 SDRAM STANDARD"},{"key":"21","first-page":"1","article-title":"Balancing thoughput and fairness in smt processors","volume":"200","author":"luo","year":"0","journal-title":"ISPASS"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"22","year":"0","journal-title":"Veri Log DDR3 SDRAM Verilog Model"},{"key":"23","first-page":"12","volume":"20","year":"0","journal-title":"Micron'2Gb X4 x8 x16 DDR3 SDRAM"},{"key":"24","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"2007","journal-title":"Usenix Security"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2342356.2342436"},{"key":"3","first-page":"12","article-title":"Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems","volume":"20","author":"ausavarungnirun","year":"0","journal-title":"ISCA"},{"key":"2","year":"0","journal-title":"SPEC CPU2006"},{"key":"10","first-page":"3","article-title":"Improving memory scheduling via processor-side load criticality informauon","volume":"20","author":"ghose","year":"0","journal-title":"ISCA"},{"key":"1","year":"0","journal-title":"NAS Parallel Benchmark Suite"},{"key":"30","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"5","article-title":"Application-To-core mappin policies to reduce memory system interference in multi-core systems","author":"das","year":"0","journal-title":"HPCA 2014"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","location":"Seoul, South Korea","start":{"date-parts":[[2014,10,19]]},"end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974655.pdf?arnumber=6974655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:51:22Z","timestamp":1490334682000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974655","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}