{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:00:38Z","timestamp":1766066438998},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974666","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"83-89","source":"Crossref","is-referenced-by-count":29,"title":["Ternary cache: Three-valued MLC STT-RAM caches"],"prefix":"10.1109","author":[{"given":"Seokin","family":"Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongmin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"State-restrict mlc sttram designs for high-reliable high-performance memory system","author":"wen","year":"0","journal-title":"DAC '11"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503221"},{"key":"15","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"0","journal-title":"SC '11"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"13","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/ISLPED.2013.6629299","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2012.6257003"},{"key":"12","article-title":"Energy reduction for sttram using early write termination","author":"zhou","year":"0","journal-title":"ICCAD '09"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973030"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.3049617"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228580"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974666.pdf?arnumber=6974666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:44:56Z","timestamp":1498182296000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974666","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}