{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:07:23Z","timestamp":1725664043098},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974667","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"90-96","source":"Crossref","is-referenced-by-count":0,"title":["Timing error masking by exploiting operand value locality in SIMD architecture"],"prefix":"10.1109","author":[{"given":"Jaehyeong","family":"Sim","sequence":"first","affiliation":[]},{"given":"Jun-Seok","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seungwook","family":"Paek","sequence":"additional","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Parboil benchmark suite","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"journal-title":"Cadence NC-Verilog","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"2","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"journal-title":"Nangate open cell library","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457081"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237021"},{"journal-title":"Synopsys Design Compiler","year":"0","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1145\/2228360.2228555","article-title":"Predicting timing violations through instruction-level path sensitization analysis","author":"roy","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974667.pdf?arnumber=6974667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T14:40:34Z","timestamp":1690728034000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974667","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}