{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:14:15Z","timestamp":1725531255386},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974669","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"104-109","source":"Crossref","is-referenced-by-count":0,"title":["SFFMap: Set-First Fill mapping for an energy efficient pipelined data cache"],"prefix":"10.1109","author":[{"given":"Pritam","family":"Majumder","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkata Kalyan","family":"T","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"18","first-page":"68","article-title":"Design of a predictive filter cache for energy savings in high performance processor architectures","author":"tang","year":"2001","journal-title":"ICCD"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/40.476254"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540714"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"journal-title":"SPEC CPU2000 Benchmark Suite","year":"0","key":"13"},{"key":"14","first-page":"147","article-title":"Evaluating power implications of cmos microprocessor design decisions","author":"bunda","year":"1994","journal-title":"ISLPED"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"21","first-page":"101","article-title":"Fast speculative address generation and way caching for reducing l1 data cache energy","author":"nicolaescu","year":"2007","journal-title":"ICCD"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657057"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524569"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088151"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993609"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/40.621212"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698559"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279404"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013270"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253701"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139726"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"10"},{"key":"1","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"kroft","year":"1981","journal-title":"ISCA"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1242520.1242522"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380435"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.28"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"5","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393991"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2555289.2555310"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974669.pdf?arnumber=6974669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:44:55Z","timestamp":1498182295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974669","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}