{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:28:04Z","timestamp":1767706084953},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974671","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"125-132","source":"Crossref","is-referenced-by-count":5,"title":["Increasing cache capacity via critical-words-only cache"],"prefix":"10.1109","author":[{"given":"Cheng-Chieh","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Nagarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"journal-title":"Computer Architecture-A Quantitative Approach","year":"2012","author":"hennessy","key":"13"},{"journal-title":"Critical Words Cache Memory Exploiting Criticality Withing Primary Cache Miss Streams","year":"2008","author":"gieske","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"2009","author":"muralimanohar","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.42"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694794"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"6","first-page":"481","article-title":"Skipcache: Miss-rate aware cache management","author":"warrier","year":"2012","journal-title":"PACT"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598121"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"8","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974671.pdf?arnumber=6974671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:45:00Z","timestamp":1498167900000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974671","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}