{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:02:16Z","timestamp":1780444936068,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974672","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"133-138","source":"Crossref","is-referenced-by-count":20,"title":["Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration"],"prefix":"10.1109","author":[{"given":"Jianxing","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pooja","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"11","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1145\/2024724.2024954","article-title":"MARSS: A full system simulator for multicore x86 cpus","author":"patel","year":"2011","journal-title":"Proceedings of the 48th Design Automation Conference (DAC)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"10","article-title":"Improving cache performance by exploiting read-write disparity","author":"khan","year":"2014","journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA)"},{"key":"7","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","location":"Seoul, South Korea","start":{"date-parts":[[2014,10,19]]},"end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974672.pdf?arnumber=6974672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,18]],"date-time":"2019-08-18T07:51:36Z","timestamp":1566114696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6974672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974672","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}