{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:42:25Z","timestamp":1729665745817,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974681","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"195-201","source":"Crossref","is-referenced-by-count":6,"title":["Equivalence verification for NULL Convention Logic (NCL) circuits"],"prefix":"10.1109","author":[{"given":"Vidura M.","family":"Wijayasekara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudarshan K.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott C.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"161","article-title":"Correctness of pipelined machines","author":"manolios","year":"2000","journal-title":"Formal Methods in Computer Aided Design FMCAD"},{"key":"14","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1007\/978-3-540-78800-3_24","volume":"4963","author":"de moura","year":"2008","journal-title":"Z3 An Efficient Smt Solver TACAS Ser Lecture Notes in Computer Science"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"journal-title":"Mechanical verification of reactive systems","year":"2001","author":"manolios","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"1","article-title":"Designing asynchronous circuits using null convention logic (ncl) ser synthesis lectures on digital circuits and systems","author":"smith","year":"2009","journal-title":"Morgan & Claypool Publishers"},{"key":"10","first-page":"215","author":"srinivasan","year":"2011","journal-title":"Desynchronization Design for Verification"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-60275-5_70","article-title":"Formal verification of counterflow pipeline architecture","author":"loewenstein","year":"1995","journal-title":"Proceedings of the 8th International Workshop on Higher Order Logic Theorem Proving and Its Applications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008682131325"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-52148-8_28"},{"key":"9","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/ASYNC.2002.1000305","article-title":"Checking delay-insensitivity: 104 gates and beyond","author":"kondratyev","year":"2002","journal-title":"Asynchronous Circuits and Systems 2002 Proceedings Eighth International Symposium on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.114.6"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974681.pdf?arnumber=6974681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:12:41Z","timestamp":1602673961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974681","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}