{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:20Z","timestamp":1755993680785,"version":"3.44.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974693","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"118-124","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic associative caches: Reducing dynamic energy of first level caches"],"prefix":"10.1109","author":[{"given":"Karthikeyan","family":"Dayalan","sequence":"first","affiliation":[{"name":"State University of New York at Binghamton, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meltem","family":"Ozsoy","sequence":"additional","affiliation":[{"name":"State University of New York at Binghamton, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York at Binghamton, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Balanced cache: Reducing conflict misses in direct-mapped caches","author":"zhang","year":"2006","journal-title":"Proceedings of ISCA"},{"key":"16","article-title":"Adaptive mode control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proceedings of PACT"},{"key":"13","article-title":"Race to exascale: Opportunities and challenges keynote talk","author":"sodani","year":"2011","journal-title":"Symposium on Microgrids"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540714"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698558"},{"key":"3","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bitline segmentation","author":"kamble","year":"1999","journal-title":"Proceedings of ISLPED"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-Associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings of ISLPED"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1145\/2333660.2333674","article-title":"Ascib: Adaptive selection of cache indexing bits for removing conflict misses","author":"ros","year":"2012","journal-title":"Proceedings of ISLPED"},{"key":"7","article-title":"Reducing set-Associative cache energy via way-prediction and selective directmapping","author":"powell","year":"2001","journal-title":"Proceedings of MICRO"},{"key":"6","article-title":"Dynamic allocation of datapath resources for low power","author":"ponomarev","year":"2001","journal-title":"Workshop on Complexity-Effective Design"},{"key":"5","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories Tech Rep HPL-2009-85"},{"journal-title":"M-sim Version 3 0 Code and Documentation","year":"2005","key":"4"},{"key":"9","article-title":"The v-way cache: Demandbased associativity via global replacement","author":"qureshi","year":"2005","journal-title":"Proceedings of ISCA"},{"key":"8","article-title":"Utility-based cache partitioning","author":"qureshi","year":"2006","journal-title":"Proceedings of MICRO"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974693.pdf?arnumber=6974693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:23:27Z","timestamp":1755908607000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974693","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}