{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:27Z","timestamp":1763468247639},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974702","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"332-339","source":"Crossref","is-referenced-by-count":3,"title":["QoS management on heterogeneous architecture for parallel applications"],"prefix":"10.1109","author":[{"given":"Ying","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Herdrich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237151"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114208"},{"key":"15","article-title":"Parallelism-Aware batch scheduling: Enhancing both performance and fairness of shared dram systems","author":"multu","year":"2007","journal-title":"ISCA"},{"key":"16","article-title":"Thread-sensitive scheduling for smt processors","author":"parekh","year":"2000","journal-title":"Technical Report Dept of Computer Science and Engineering University of Washington"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"14","article-title":"Balancing throughput and fairness in smt processors","author":"luo","year":"2001","journal-title":"ISPASS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"12","article-title":"Autopin-Automated optimization of thread-To-core pinning on multicore systems","author":"klug","year":"2008","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers I"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749712"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693480"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"23","article-title":"Thread migration to improve synchronization performance","author":"sridharan","year":"2006","journal-title":"Workshop on Operating System Interference in High Performance Applications"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1993744.1993800"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288151"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.1"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693482"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"journal-title":"EMON","year":"0","key":"2"},{"journal-title":"From Chaos to QoS Case Studies in CMP Resource Management DasCMP","year":"2006","author":"kannan","key":"10"},{"journal-title":"Big LITTLE Processoing","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"4","article-title":"The pricing of options and corporate liabilities","author":"fischer","year":"1973","journal-title":"Journal of Political Economy"},{"key":"9","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974702.pdf?arnumber=6974702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T10:40:33Z","timestamp":1690713633000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974702"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974702","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}