{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:55:31Z","timestamp":1729634131720,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974709","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"380-385","source":"Crossref","is-referenced-by-count":0,"title":["Variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm FinFET technology"],"prefix":"10.1109","author":[{"given":"Qing","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2168236"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"},{"key":"18","article-title":"A novel dynamic power cutoff technique (dpct) for active leakage reduction in deep submicron cmos circuits","author":"yu","year":"2006","journal-title":"ISLPED"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102054"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2233505"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.tsf.2007.08.117"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902166"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783374"},{"key":"22","first-page":"177","article-title":"Reliability study of cmos finfets","author":"choi","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.832787"},{"journal-title":"Performance Prediction for Multiple-Threshold 7nm-FinFET-based Circuits Operating in Multiple Voltage Regimes Using A Cross-layer Simulation Framework to Appear in SOI Conference","year":"2014","author":"chen","key":"24"},{"key":"25","first-page":"254","article-title":"Statistical power sum analysis for nonidentically distributed correlated lognormal signals","author":"pirinen","year":"2003","journal-title":"Proc 2003 Finnish Signal Processing Symp"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.11.003"},{"key":"3","article-title":"Near-Threshold computing: Reclaiming moore's law through energy efficient integrated circuits","volume":"98","year":"0","journal-title":"Proceedings of the IEEE"},{"key":"2","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1145\/1278480.1278655","article-title":"analysis and optimization of sleep modes in subthreshold circuit design","author":"mingoo seok","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2032605"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597182"},{"key":"7","article-title":"Reduction of direct-Tunneling gate leakage current in double-gate and ultra-Thin body mosfets","author":"chang","year":"2001","journal-title":"IEDM"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807392"},{"key":"8","article-title":"FinFET scaling to 10 nm gate length","author":"yu","year":"2002","journal-title":"IEDM"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974709.pdf?arnumber=6974709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:19:13Z","timestamp":1602688753000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974709"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974709","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}