{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T09:37:08Z","timestamp":1782293828400,"version":"3.54.5"},"reference-count":63,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974710","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"386-393","source":"Crossref","is-referenced-by-count":13,"title":["The heterogeneous block architecture"],"prefix":"10.1109","author":[{"given":"Chris","family":"Fallin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"crossref","DOI":"10.1145\/1669112.1669172","article-title":"McPAT: An integrated power, area, and timing modeling framework for multi core and manycore architectures","author":"li","year":"2009","journal-title":"MICRO-42"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"34","article-title":"MediaBench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Micro-30"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1988.639255"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577867"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413146"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604516"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"22","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"24","first-page":"1","article-title":"Bundled execution of recurring traces for energyefficient general purpose processing","volume":"20","author":"gupta","year":"0","journal-title":"MICRO-44"},{"key":"25","article-title":"Increasing the instruction fetch rate via block-structured instruction set architectures","author":"hao","year":"1996","journal-title":"Micro"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"27","article-title":"Length adapative processors: A solution for energy\/performance dilemma in embedded systems","author":"lyer","year":"2009","journal-title":"interactions"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"3","year":"0","journal-title":"White Paper Big LITTLE Processing with ARM CortexAI5 & Cortex-A7"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"1","article-title":"Validity of the sin,gle processor approach to achieving large scale computing capabilities","author":"amdahl","year":"1967","journal-title":"A FlPS"},{"key":"7","article-title":"Turboscalar: A high frequency high ipc microarchitecture","author":"black","year":"2000","journal-title":"WCED"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"6","article-title":"Dynamic thread assignment on heterogeneous multiprocessor architectures","author":"becchi","year":"2008","journal-title":"JlLP"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.737684"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"31","author":"klaiber","year":"2000","journal-title":"The technology behind Crusoe processors"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391666"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"57","article-title":"ACMP: Balancing hardware efficiency and programmer efficiency","volume":"1","author":"suleman","year":"2007","journal-title":"HPS Tech Report TR-HPS-2007-00"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1145\/192724.197407"},{"key":"19","first-page":"12","article-title":"Planar fully depleted silicon technology to design competitive soc at 28nm and beyond","volume":"20","author":"flatresse","year":"0","journal-title":"White Paper STMicroelectronics"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816011"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974710"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230464"},{"key":"14","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"11","year":"0","journal-title":"Chip Works"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015065"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/1062261.1062295","article-title":"Scheduling for heterogeneous processors in server systems","author":"ghiasi","year":"2005","journal-title":"CF"},{"key":"62","first-page":"1","article-title":"Yoga: A hybrid dynamic vliw\/ooo processor","volume":"1","author":"viuavieja","year":"0","journal-title":"HPS Tech Report TR-HPS-20"},{"key":"63","article-title":"PTLsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"60","first-page":"12","article-title":"Scheduling heterogeneous multi-cores through performance impact estimation (pie)","volume":"20","author":"van craeynest","year":"0","journal-title":"ISCA-29"},{"key":"61","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201065"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801721"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898080"},{"key":"44","author":"patel","year":"1999","journal-title":"Trace Cache Design for Wide-issue Superscalar Processors"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"46","article-title":"Re play: A hardware framework for dynamic optimization","author":"patel","year":"2001","journal-title":"IEEE TC June"},{"key":"10","article-title":"Efficient program scheduling for heterogeneous multi-core architectures","year":"2009","journal-title":"DAC-46"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"},{"key":"54","first-page":"1","article-title":"A 64 kbytes isl-Tage branch predictor","volume":"20","author":"seznec","year":"0","journal-title":"JWAC-2"},{"key":"50","article-title":"Power awareness through selective dynamically optimized traces","author":"rosner","year":"2004","journal-title":"ISCA-3J"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","location":"Seoul, South Korea","start":{"date-parts":[[2014,10,19]]},"end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974710.pdf?arnumber=6974710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T14:40:42Z","timestamp":1690728042000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974710","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}