{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:35:28Z","timestamp":1730234128681,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974711","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"394-399","source":"Crossref","is-referenced-by-count":0,"title":["An asynchronous Network-on-Chip router with low standby power"],"prefix":"10.1109","author":[{"given":"Amr","family":"Elshennawy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"HSPICE Quick Reference 2012 06","year":"0","key":"17"},{"journal-title":"V2s Tool","year":"0","author":"synopsys","key":"18"},{"key":"15","first-page":"209","article-title":"Fine-grain leakage power reduction method for m-out-of-n encoded circuits using multithreshold-voltage transistors","volume":"0","author":"imai","year":"2009","journal-title":"11th IEEE International Symposium on Asynchronous Circuits and Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.18"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693066"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"3","first-page":"341","article-title":"Scalar operand networks: On-chip interconnect for ilp in partitioned architectures","author":"taylor","year":"2002","journal-title":"International Symposium on High Performance Computer Architecture"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"},{"key":"10","first-page":"33","article-title":"A fully-Asynchronous lowpower framework for gals noc integration","author":"thonnart","year":"2010","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe (DATE)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893603"},{"journal-title":"Digital Integrated Circuits A Design Perspective ser","year":"1996","author":"rabaey","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283708"},{"journal-title":"BSIM3 Homepage","year":"0","key":"4"},{"journal-title":"PTM","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974711.pdf?arnumber=6974711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:15:54Z","timestamp":1602674154000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974711"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974711","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}