{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:47:15Z","timestamp":1725623235037},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974712","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"400-407","source":"Crossref","is-referenced-by-count":8,"title":["NVSleep: Using non-volatile memory to enable fast sleep\/wakeup of idle cores"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"264","article-title":"Energy reduction for sttram using early write termination","author":"zhou","year":"2009","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"1","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"2009","author":"muralimanohar","key":"7"},{"key":"6","article-title":"Memristor-based multithreading","author":"kvatinsky","year":"2013","journal-title":"IEEE Computer Architecture Letters"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"5"},{"journal-title":"Intel White Paper","article-title":"Intel core i7-800 processor series and the intel core i5-700 processor series based on intel microarchitecture (nehalem)","year":"2009","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304587"},{"journal-title":"SESC Simulator","year":"2005","author":"renau","key":"8"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974712.pdf?arnumber=6974712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:19:11Z","timestamp":1602688751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974712"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974712","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}