{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:40:24Z","timestamp":1765960824174},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974713","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"408-415","source":"Crossref","is-referenced-by-count":1,"title":["Design-effort alloy: Boosting a highly tuned primary core with untuned alternate cores"],"prefix":"10.1109","author":[{"given":"Elliott","family":"Forbes","sequence":"first","affiliation":[]},{"given":"Niket K.","family":"Choudhary","sequence":"additional","affiliation":[]},{"given":"Brandon H.","family":"Dwiel","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618811"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854308"},{"key":"15","first-page":"1","article-title":"Operating system support for overlapping-isa heterogeneous multicore architectures","author":"li","year":"2010","journal-title":"IEEE 16th Int'l Symposium on High Performance Computer Architecture"},{"key":"16","article-title":"ET2: A metric for time and energy efficiency of computation","author":"martin","year":"2001","journal-title":"Power-Aware Computing"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"journal-title":"CACTI 5 1 Tech Report HPL-2008-20 HP Labs","year":"2008","author":"thoziyoor","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000090"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2143150"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.37"},{"journal-title":"Xtensa Customizable Processor","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"journal-title":"Nangate open cell library","year":"0","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/2024723.2000067","article-title":"Fab-scalar: Composing synthesizable rtl designs of arbitrary cores within a canonical superscalar template","author":"choudhary","year":"2011","journal-title":"Proc 25th Ann Int l Symp Computer Architecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"},{"journal-title":"Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design","year":"2002","author":"chinnery","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033026"},{"journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7","year":"2011","author":"greenhalgh","key":"8"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974713.pdf?arnumber=6974713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:19:08Z","timestamp":1602674348000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974713"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974713","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}