{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:21:25Z","timestamp":1767183685789,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974714","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"416-423","source":"Crossref","is-referenced-by-count":11,"title":["Energy efficiency improvement of renamed trace cache through the reduction of dependent path length"],"prefix":"10.1109","author":[{"given":"Ryota","family":"Shioya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"Ando","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604515"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2012128"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.88"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"13","article-title":"Quantifying the complexity of superscalar processors","author":"palacharla","year":"1996","journal-title":"University of Wisconsin-Madison Tech Rep"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993068"},{"key":"11","first-page":"318","author":"moshovos","year":"2003","journal-title":"Checkpointing Alternatives for High-performance Poweraware Processors"},{"key":"12","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories Tech Rep"},{"journal-title":"Cacti 5 1 HP Laboratories Tech Rep","year":"2008","author":"thoziyoor","key":"21"},{"key":"3","first-page":"1","article-title":"Oracle says sparc is tops","volume":"4","author":"halfhill","year":"2013","journal-title":"Microprocessor Report 4\/15\/13"},{"journal-title":"The Standard Performance Evaluation Corporation","year":"0","key":"20"},{"key":"2","first-page":"96","article-title":"Power8: A 12-core server-class processor in 22nm soi with 7.6tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proc International Solid State Circuits Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300996"},{"key":"10","first-page":"1","article-title":"Power-Aware register renaming","author":"moshovos","year":"2002","journal-title":"Computer Engineering Group Technical Report University of Toronto"},{"key":"7","first-page":"1","article-title":"Power8 muscles up for servers","author":"krewell","year":"2013","journal-title":"Microprocessor Report 9\/2\/13"},{"key":"6","first-page":"1","article-title":"Intel's haswell cuts core power","author":"krewell","year":"2012","journal-title":"Microprocessor Report 9\/24\/12"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"4","first-page":"22","article-title":"Antidualflow architecture","volume":"1","author":"ichibayashi","year":"2008","journal-title":"IPSJ Trans on Advanced Computing Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"8","first-page":"348","article-title":"Performance improvement with circuit-level speculation","author":"liu","year":"2000","journal-title":"Proc Int Symp Microarchitecture"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974714.pdf?arnumber=6974714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:18:45Z","timestamp":1602674325000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974714"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974714","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}