{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:42Z","timestamp":1781887062388,"version":"3.54.5"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974719","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"456-463","source":"Crossref","is-referenced-by-count":39,"title":["Design space exploration of multiple loops on FPGAs using high level synthesis"],"prefix":"10.1109","author":[{"given":"Guanwen","family":"Zhong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vanchinathan","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Smail","family":"Niar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.143"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488747"},{"key":"16","article-title":"Multiobjective optimization using evolutionary algorithms","author":"sbalzarini","year":"2000","journal-title":"Proceedings of the Summer Program"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.29"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176645"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2007.4297326"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.187"},{"key":"20","article-title":"On learning-based methods for designspace exploration with high-level synthesis","author":"liu","year":"2013","journal-title":"Design Automation Conference (DAC) 2013 50th ACM \/ EDAC \/ IEEE"},{"key":"22","year":"2013","journal-title":"ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide"},{"key":"23","year":"0","journal-title":"CyberWorkBench"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"25","year":"2012","journal-title":"Synphony High-Level Synthesis Solution"},{"key":"26","year":"0","journal-title":"Vivado High-Level Synthesis"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-1488-5_7"},{"key":"3","article-title":"Machine learning predictive modelling high-level synthesis design space exploration","author":"schafer","year":"2012","journal-title":"Computers Digital Techniques IET"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209302"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"1","year":"0","journal-title":"Altium Designer"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629978"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2005.862742","article-title":"Design space pruning through early estimations of area\/delay tradeoffs for fpga implementations","author":"bilavarn","year":"2006","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"4","year":"2012","journal-title":"C-to-Silicon Compiler"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283880"},{"key":"8","article-title":"XPilot: A platform-based behavioral synthesis system","author":"chen","year":"2005","journal-title":"Proceedings of SRC Techcon Conf"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","location":"Seoul, South Korea","start":{"date-parts":[[2014,10,19]]},"end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974719.pdf?arnumber=6974719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:19:07Z","timestamp":1602688747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974719","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}