{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:33:14Z","timestamp":1729611194610,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974720","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:51Z","timestamp":1418077791000},"page":"464-469","source":"Crossref","is-referenced-by-count":0,"title":["Storage-allocation to sequential structures in High-Level Synthesis-assisted prototyping"],"prefix":"10.1109","author":[{"given":"Vinay B.Y.","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shovan","family":"Maity","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin B.","family":"Patkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"A new technique for exploiting regularity in data path syn thesis","author":"chen","year":"1994","journal-title":"Proceedings of the Conference on European Design Automation Ser EURO-DAC '92"},{"journal-title":"Vivado Hls Xilinx Inc","year":"2013","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_9"},{"key":"7","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/CICC.2002.1012778","article-title":"Low-power sequential access memory design","author":"moon","year":"2002","journal-title":"Custom Integrated Circuits Conference 2002 Proceedings of the IEEE 2002"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558221"},{"key":"5","first-page":"377","article-title":"A simple alternative for storage allocation in high-level syn thesis in Circuits and Systems 1998. ISCAS '98","volume":"6","author":"aloqeely","year":"1998","journal-title":"Proceedings of the 1998 IEEE International Symposium on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568064"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-level Syn Thesis From Algorithm to Digital Circuit"},{"key":"8","article-title":"A power efficient architecture for 2-d discrete wavelet transform","author":"jain","year":"2006","journal-title":"Proc IEEE VLSI Design and Test Symposium"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974720.pdf?arnumber=6974720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:15:55Z","timestamp":1602688555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974720"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974720","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}