{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:23:20Z","timestamp":1725571400289},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iccd.2014.6974731","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:51Z","timestamp":1418059791000},"page":"517-520","source":"Crossref","is-referenced-by-count":1,"title":["Static thread mapping for NoCs via binary instrumentation traces"],"prefix":"10.1109","author":[{"given":"Giordano","family":"Salvador","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Nilakantan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankit","family":"More","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"521","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"High Performance Computing Networking Storage and Analysis (SC) 2011 International Conference for"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1016\/S0169-7552(98)00110-X"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/IISWC.2013.6704685"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/IISWC.2009.5306792"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/344588.344618"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1629911.1630129"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1921249.1921258"},{"year":"2003","author":"dandamudi","journal-title":"Hierarchical Scheduling in Parallel and Cluster Systems Ser Series in Computer Science","key":"4"},{"key":"9","first-page":"551","article-title":"Using memory access traces to map threads and data on hierarchical multi-core platforms in 2011","author":"molina da cruz","year":"2011","journal-title":"IEEE International Parallel and Distributed Processing Symposium (IPDPS)"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCD.2013.6657025"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/2381056.2381079"}],"event":{"name":"2014 32nd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2014,10,19]]},"location":"Seoul, South Korea","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE 32nd International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6964907\/6974646\/06974731.pdf?arnumber=6974731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:57:53Z","timestamp":1602676673000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6974731"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2014.6974731","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}