{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:39:05Z","timestamp":1767339545405,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357092","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"117-124","source":"Crossref","is-referenced-by-count":4,"title":["Clotho: Proactive wearout deceleration in Chip-Multiprocessor interconnects"],"prefix":"10.1109","author":[{"given":"Arseniy","family":"Vitkovskiy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024930"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.877711"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558405"},{"key":"ref35","first-page":"8","article-title":"Microelectronics Reliability: Physics-of-Failure Based Modeling and Lifetime Evaluation","author":"white","year":"2008","journal-title":"Technical Report Jet Propulsion Laboratory Publication"},{"key":"ref34","first-page":"175","article-title":"A Unified Aging Model of NBTI and HCI Degradation Towards Lifetime Reliability Management For Nanoscale MOSFET Circuits","author":"wang","year":"2011","journal-title":"Proc IEEE\/ACM Int'I Symposium on Nanoscale Architectures"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.29"},{"key":"ref13","first-page":"111","article-title":"Architecting Reliable Multi-Core Network-on-Chip For Small Scale Processing Technology","author":"fu","year":"2010","journal-title":"Proc 40th IEEE\/IFIP Int'l Conference on Dependable Systems and Networks"},{"key":"ref14","article-title":"Understand and Avoid Electromigration (EM) & IR-drop in Custom IP Blocks","author":"geden","year":"2011","journal-title":"White Paper"},{"key":"ref15","article-title":"Realistic Workload Characterization and Analysis For Networks-on-Chip Design","author":"gratz","year":"2010","journal-title":"Proc 4th Workshop on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"ref16","article-title":"Failure Mechanisms and Models For Semiconductor Devices","author":"hoskote","year":"2011","journal-title":"Report JEP122G JEDEC Solid State Technology Association"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref18","first-page":"51","article-title":"AgeSim: A Simulation Framework For Evaluating the Lifetime Reliability of Processor-Based SoCs","author":"huang","year":"2010","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"year":"2012","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263957"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228429"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/16.824743"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1090\/qam\/102435","article-title":"On a Routing Problem","volume":"16","author":"bellman","year":"1958","journal-title":"Quarterly of Applied Mathematics"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810261"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.215"},{"key":"ref9","first-page":"5","article-title":"Bulletl'roof: A Defect-Tolerant CMP Switch Architecture","author":"constantinides","year":"2006","journal-title":"Proc 33rd ACM\/IEEE Int'l Symposium on Computer Architecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref20","first-page":"440","article-title":"An Improved SEM Technique For Accurate Determination Of MOSFET Channel Length","author":"karnett","year":"1998","journal-title":"Proc of the Society of Photographic Instrumentation Engineers (SPIE) Integrated Circuit Metrology Inspection and Process Control II"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540721"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/16.275227","article-title":"A Capacitance-Based Method For Experimental Determination of Metallurgical Channel Length of Submicron LDD MOSFETs","volume":"41","author":"lee","year":"1994","journal-title":"IEEE Electron Device Letters"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2032372"},{"key":"ref25","first-page":"232","article-title":"Using Performance Counters For Runtime Temperature Sensing in High-Performance Processors","author":"mulas","year":"2005","journal-title":"Proc 19th IEEE Parallel and Distributed Processing Symposium"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York City, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357092.pdf?arnumber=7357092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:16:29Z","timestamp":1602684989000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7357092"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357092","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}