{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:02:23Z","timestamp":1725667343661},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357109","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"236-243","source":"Crossref","is-referenced-by-count":2,"title":["CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction"],"prefix":"10.1109","author":[{"given":"Chen-Hsuan","family":"Lin","sequence":"first","affiliation":[]},{"given":"Subhendu","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"journal-title":"Device Group at Arizona State University","article-title":"Predictive technology model","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.14"},{"key":"ref15","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCB\/ERI M92\/41 ERL"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761178"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25667"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996644"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337420"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691098"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/277044.277142","article-title":"Delay-optimal technology mapping by DAG covering","author":"kukimoto","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735056"},{"journal-title":"ABC A system for sequential synhtesis and verification","article-title":"Berkeley Logic Synthesis and Verification Group","year":"0","key":"ref1"},{"key":"ref9","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc of DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref22","first-page":"75","article-title":"Joint logic restructuring and pin reordering against NBTI-induced performance degradation","author":"wu","year":"2009","journal-title":"Proc of DATE"},{"key":"ref21","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"Proc of DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.48"},{"key":"ref23","first-page":"1","article-title":"Aging-aware timing analysis and optimization considering path sensitization","author":"wu","year":"2011","journal-title":"Proc of DATE"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York City, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357109.pdf?arnumber=7357109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:16:35Z","timestamp":1602684995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7357109"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357109","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}