{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:13:18Z","timestamp":1748751198439,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357147","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"455-458","source":"Crossref","is-referenced-by-count":0,"title":["Runtime multi-optimizations for energy efficient on-chip interconnections1"],"prefix":"10.1109","author":[{"given":"Yuan","family":"He","sequence":"first","affiliation":[{"name":"The University of Tokyo, Bunkyo-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Bunkyo-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Nakada","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Bunkyo-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Sasaki","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinobu","family":"Miwa","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Bunkyo-ku, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"354","article-title":"Adaptive data compression for high-performance low-power on-chip networks","author":"jin","year":"2008","journal-title":"Proc 41st MICRO"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.15"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/90941"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.40"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/1013235.1013249","author":"hu","year":"2004","journal-title":"Proc of ISLPED 04"},{"key":"ref7","first-page":"319","article-title":"Mcrouter: Multicast within a router for high performance network-on-chips","author":"he","year":"0","journal-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques ser PACT’ 13"},{"key":"ref2","first-page":"215","article-title":"Performance and power optimization through data compression in network-on-chip architectures","author":"das","year":"2008","journal-title":"Proc 14th HPCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357147.pdf?arnumber=7357147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T20:58:23Z","timestamp":1748725103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7357147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357147","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}