{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:38:09Z","timestamp":1725565089322},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357149","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"463-466","source":"Crossref","is-referenced-by-count":2,"title":["Automatic identification of assertions and invariants with small numbers of test vectors"],"prefix":"10.1109","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691203"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"journal-title":"AIGER Homepage","year":"0","key":"ref12"},{"key":"ref13","article-title":"A SAT Solver with Conflict-Clause Minimization","author":"sorensson","year":"2005","journal-title":"SAT"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.113999"},{"key":"ref3","article-title":"Oracleguided component-based program synthesis","author":"jha","year":"2010","journal-title":"32nd International Conference on Software Engineering (ICSE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527905"},{"article-title":"Assertion-Based Design","year":"2004","author":"foster","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-31612-8_10","article-title":"Solving QBF with Counterexample Guided Refinement","author":"janota","year":"2012","journal-title":"15th International Conference on Theory and Applications of Satisfiability Testing (SAT ‘ 12"},{"key":"ref7","article-title":"On error tolerance and Engineering Change with Partially Programmable Circuits","author":"hratch","year":"2012","journal-title":"Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific"},{"key":"ref2","article-title":"Automated modular synthesis applied to bit-vector circuits","author":"gulwani","year":"2011","journal-title":"proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217564"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.55"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York City, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357149.pdf?arnumber=7357149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,2]],"date-time":"2019-09-02T17:10:32Z","timestamp":1567444232000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7357149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357149","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}