{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T13:08:23Z","timestamp":1752671303131},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357161","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"527-534","source":"Crossref","is-referenced-by-count":4,"title":["Architecting a MOS current mode logic (MCML) processor for fast, low noise and energy-efficient computing in the near-threshold regime"],"prefix":"10.1109","author":[{"given":"Yuxin","family":"Bai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanwei","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Shapiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Engin","family":"Ipek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eby. G.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"NAS parallel benchmarks","author":"bailey","year":"1994","journal-title":"Technical Report NASA Ames Research Center"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"article-title":"SESC simulator","year":"2005","author":"renau","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref31","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"0","journal-title":"ISQED 2006"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484779"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"journal-title":"512Mb DDR2 SDRAM MT47H128M4B6-25 Micron","year":"2006","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009817804059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.509864"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853609"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref14"},{"article-title":"Some limits of power delivery in the multicore era","year":"2012","author":"zhang","key":"ref15"},{"article-title":"Voltage noise: Why its bad, and what to do about it","year":"0","author":"reddi","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref19","article-title":"Oc-192 transmitter and receiver in standard 0.18um cmos","author":"cao","year":"0","journal-title":"Solid-state Circuits IEEE Journal of May 2002"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217891"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176261"},{"key":"ref3","article-title":"MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments","author":"musicer","year":"2000","journal-title":"ISLPED"},{"journal-title":"Cray X1E supercomputer","year":"0","key":"ref6"},{"year":"0","key":"ref29","article-title":"Floating Point Unit"},{"key":"ref5","first-page":"208","author":"badel","year":"0","journal-title":"MOS current-mode logic standard cells for high-speed low-noise applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.353.0313"},{"key":"ref7","article-title":"Improved performance of ibm enterprise sys-tem\/9000 bipolar logic chips","author":"brown","year":"0","journal-title":"IBM J Res Dev 1992"},{"key":"ref2","article-title":"Characterizing and evaluating voltage noise in multicore near-threshold processors","author":"zhang","year":"2013","journal-title":"ISLPED"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCHMT.1981.1135787"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref20","article-title":"0.18mu CMOS 1 O-Gb\/s multiplexer\/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation","author":"tanabe","year":"0","journal-title":"2001 IEEE J Solid-state Circuits"},{"key":"ref22","article-title":"Optimizing synchronous circuitry by retiming","author":"leiserson","year":"1993","journal-title":"Third Caltech Conference on VLSI"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329007"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693024"},{"key":"ref23","article-title":"Post-placement C-slow Retiming for the Xilinx Virtex FPGA","author":"weaver","year":"0","journal-title":"Proceedings of the 2003 ACM\/SIGDA 11th International Symposium on Field Programmable Gate Arrays 2003"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253188"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024947"},{"key":"ref25","article-title":"Matching properties of mos transistors","author":"pelgrom","year":"0","journal-title":"1989 J Solid State Circuits"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York City, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357161.pdf?arnumber=7357161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:26:45Z","timestamp":1490401605000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7357161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357161","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}