{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:47:48Z","timestamp":1772326068397,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357164","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T16:57:06Z","timestamp":1450371426000},"page":"549-556","source":"Crossref","is-referenced-by-count":24,"title":["Improving memristor memory with sneak current sharing"],"prefix":"10.1109","author":[{"given":"Manjunath","family":"Shevgoor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoocharn","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref32","article-title":"A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality","author":"zhang","year":"2000","journal-title":"Proceedings of MICRO"},{"key":"ref31","article-title":"Overcoming the Challenges of Crossbar Resistive Memory Architectures","author":"cong","year":"2015","journal-title":"Proceedings of HPCA"},{"key":"ref30","article-title":"USIMM: the Utah SImulated Memory Module","author":"chatterjee","year":"2012","journal-title":"University of Utah Tech Rep"},{"key":"ref35","article-title":"Design Implications of Memristor-Based RRAM Cross-Point Structures","author":"xu","year":"2011","journal-title":"Proceedings of DATE"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"ref10","article-title":"Bringing the memristor to market","author":"wang","year":"2010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691092"},{"key":"ref13","article-title":"Overcoming the Challenges of Cross-Point Resistive Memory Architectures","author":"xu","year":"2015","journal-title":"Proceedings of HPCA"},{"key":"ref14","article-title":"10×10nm2 Hf\/HfOx cross-point Resistive RAM with Excellent Performance, Reliability, and Low-energy Operation","author":"govoreanu","year":"2011","journal-title":"Proceeding of IEDM"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref16","article-title":"An 8Mb Multi-Layered Cross-Point ReRAM Macro with 443MB\/sWrite Throughput","author":"kawahara","year":"2012","journal-title":"Proceedings of ISSCC"},{"key":"ref17","article-title":"Low Power Operating Bipolar TMO ReRAM for Sub 10nm Era","author":"kim","year":"2010","journal-title":"Proceeding of IEDM"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746286"},{"key":"ref19","article-title":"Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation","author":"lelmini","year":"2007","journal-title":"IEDM Technical Digest"},{"key":"ref28","article-title":"Evidence and Solution of Over-RESET Problem for HfOx Based Resistive Memory with Sub-ns Switching Speed and High Endurance","author":"lee","year":"0","journal-title":"Proceeding of IEDM 2010"},{"key":"ref4","article-title":"PreSET: Improving Read Write Performance of Phase Change Memories by Exploiting Asymmetry in Write Times","author":"qureshi","year":"2012","journal-title":"Proceedings of ISCA"},{"key":"ref27","article-title":"Sensing Circuit for Resistive Memory","author":"foltin","year":"2014"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref6","article-title":"Eval-uating STT-RAM as an Energy-Efficient Main Memory Alternative","author":"kultursay","year":"2013","journal-title":"Proceedings of ISPASS"},{"key":"ref29","article-title":"Wind River Simics Full System Simulator","year":"2007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485939"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2012.2190369","article-title":"Metal-Oxide RRAM","author":"wong","year":"2012","journal-title":"Proceedings of IEEE"},{"key":"ref22","article-title":"A 0.13um 64Mb Multi-layered Conductive Metal-oxide Memory","author":"chevallier","year":"2010","journal-title":"Proceeding of ISSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820804"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref23","article-title":"A 130.7mm2 2-Layer 32Gb ReRAM Memory Device in 24nm Technology","author":"liu","year":"2013","journal-title":"Proceeding of ISSCC"},{"key":"ref26","article-title":"Sub-100 fJ and Sub-nanosecond Thermally Driven Threshold Seitching in Niobium Oxide Crosspoint Nanodevices","author":"pickett","year":"2012","journal-title":"Symposium on VLSI Technology"},{"key":"ref25","article-title":"Integration of 4F2 Selector-less Cross-point Array 2Mb ReRAM Based on Transition Metal Oxides for High Density Memory Applications","author":"lee","year":"2012","journal-title":"Symposium on VLSI Technology"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","location":"New York City, NY, USA","start":{"date-parts":[[2015,10,18]]},"end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357164.pdf?arnumber=7357164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T21:56:23Z","timestamp":1498254983000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7357164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357164","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}