{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:36:03Z","timestamp":1758126963531,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/iccd.2015.7357181","type":"proceedings-article","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T21:57:06Z","timestamp":1450389426000},"page":"680-687","source":"Crossref","is-referenced-by-count":6,"title":["Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis"],"prefix":"10.1109","author":[{"given":"Vinicius","family":"Callegaro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayler G. A.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Faster logic manipulation for large designs","author":"mishchenko","year":"2013","journal-title":"Proc of Int'l Workshop on Logic Synthesis (IWLS)"},{"key":"ref11","article-title":"Enumeration of irredundant circuit structures","author":"mishchenko","year":"2014","journal-title":"Proc of Int'l Workshop on Logic Synthesis (IWLS)"},{"article-title":"A Survey of Literature on Function Decomposition Version IV","year":"1995","author":"perkowski","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1949.tb03624.x"},{"article-title":"Discrete and Switching Functions","year":"1978","author":"davio","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1137\/0107041"},{"key":"ref17","article-title":"An Approach to Disjoint-Support Decomposition of Logic Functions","author":"mishchenko","year":"2001","journal-title":"Tech Report"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0227"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120848"},{"key":"ref5","first-page":"2715","article-title":"An Efficient Algorithm finding simple disjoint decompositions using BDDs","volume":"12","author":"matsunaga","year":"2002","journal-title":"IEICE Trans on Fundamentals of Electronics Communications and Computer Sciences"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288586"},{"article-title":"A new approach to the design of switching circuits","year":"1962","author":"curtis","key":"ref2"},{"key":"ref1","first-page":"74","article-title":"The decomposition of switching functions","author":"ashenhurst","year":"1957","journal-title":"Proc of the Int'l Symp on the Theory of Switching"},{"key":"ref9","first-page":"112","article-title":"Doing Two-level logic minimization 100 times faster","author":"coudert","year":"1995","journal-title":"In Proc of Symposium on Discrete Algorithms"},{"journal-title":"Espresso-book-examples","year":"0","key":"ref20"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification","year":"0","key":"ref22"},{"year":"2005","key":"ref21","article-title":"IWLS"}],"event":{"name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","start":{"date-parts":[[2015,10,18]]},"location":"New York City, NY, USA","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 33rd IEEE International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7347055\/7357071\/07357181.pdf?arnumber=7357181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T01:56:23Z","timestamp":1498269383000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7357181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2015.7357181","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}