{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:11:09Z","timestamp":1777651869263,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753254","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"1-8","source":"Crossref","is-referenced-by-count":7,"title":["Fast register consolidation and migration for heterogeneous multi-core processors"],"prefix":"10.1109","author":[{"given":"Elliott","family":"Forbes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref11","first-page":"340","article-title":"Illustrative Design Space Studies with Microarchitectura1 Regression Models","author":"lee","year":"2007","journal-title":"IEEE HPCA-13 13th International Symposium on High-Performance Computer Architecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"ref13","article-title":"Hardware-level Thread Migration in a 110-core Shared-Memory Processor","author":"lis","year":"2013","journal-title":"Proceedings of the 25th Annual Hot Chips A Symposium on High Performance Chips HC25"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref15","article-title":"Kernel Switcher: A Solution to Support ARM's New big. LITTLE Technology","author":"poirier","year":"2013","journal-title":"Proceedings of the Embedded Linux Conference ELC'13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657038"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.2887"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref19","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1 Technical Report HPL-2008–20"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/2024723.2000067","article-title":"and Eric Rotenberg. FabScalar: Composing Synthesizable RTL Designs of Arbitrary Cores Within a Canonical Superscalar Template","author":"choudhary","year":"2011","journal-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture ISCA-38"},{"key":"ref3","article-title":"The Simplesca1ar Tool Set, Version 2.0","author":"burger","year":"1997","journal-title":"Tech Rep TR"},{"key":"ref6","article-title":"Experiences with Two FabScalar-based Chips","author":"forbes","year":"2015","journal-title":"Proceedings of the 6th Workshop on Architectural Research Prototyping held in conjunction with ISCA-42 WARP 2015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref7","author":"greenhalgh","year":"2011","journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749728"},{"key":"ref1","year":"2015","journal-title":"Intel 64 and IA-32 architectures software developer's manual"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702395"},{"key":"ref21","first-page":"253","article-title":"Accelerating Critical Section Execution with Asymmetric Multi-core Architectures","author":"aater","year":"2009","journal-title":"Proceedings of the 14th International Conference on ArchitecturalSupport for Programming Languages and Operating Systems ASPLOS-XIV"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","location":"Scottsdale, AZ, USA","start":{"date-parts":[[2016,10,2]]},"end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753254.pdf?arnumber=7753254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:26:24Z","timestamp":1498364784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753254","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}